Millions of books in English, Spanish and other languages. Free UK delivery 

menu

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada Designing Network On-Chip Architectures in the Nanoscale era (Computational Science)
Type
Physical Book
Publisher
Language
English
Pages
528
Format
Paperback
ISBN13
9780367383145
Edition No.
1

Designing Network On-Chip Architectures in the Nanoscale era (Computational Science)

Flich, Jose (Author) · Crc Pr Inc · Paperback

Designing Network On-Chip Architectures in the Nanoscale era (Computational Science) - Flich, Jose

Physical Book

£ 53.99

£ 59.99

You save: £ 6.00

10% discount
  • Condition: New
It will be shipped from our warehouse between Friday, July 05 and Wednesday, July 10.
You will receive it anywhere in United Kingdom between 1 and 3 business days after shipment.

Synopsis "Designing Network On-Chip Architectures in the Nanoscale era (Computational Science)"

Going beyond isolated research ideas and design experiences, Designing Network On-Chip Architectures in the Nanoscale Era covers the foundations and design methods of network on-chip (NoC) technology. The contributors draw on their own lessons learned to provide strong practical guidance on various design issues.Exploring the design process of the network, the first part of the book focuses on basic aspects of switch architecture and design, topology selection, and routing implementation. In the second part, contributors discuss their experiences in the industry, offering a roadmap to recent products. They describe Tilera's TILE family of multicore processors, novel Intel products and research prototypes, and the TRIPS operand network (OPN). The last part reveals state-of-the-art solutions to hardware-related issues and explains how to efficiently implement the programming model at the network interface. In the appendix, the microarchitectural details of two switch architectures targeting multiprocessor system-on-chips (MPSoCs) and chip multiprocessors (CMPs) can be used as an experimental platform for running tests.A stepping stone to the evolution of future chip architectures, this volume provides a how-to guide for designers of current NoCs as well as designers involved with 2015 computing platforms. It cohesively brings together fundamental design issues, alternative design paradigms and techniques, and the main design tradeoffs--consistently focusing on topics most pertinent to real-world NoC designers.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews