Millions of books in English, Spanish and other languages. Free UK delivery 

menu

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada Multi-Core Cache Hierarchies
Type
Physical Book
Publisher
Language
English
Pages
137
Format
Paperback
Dimensions
23.5 x 19.1 x 0.8 cm
Weight
0.28 kg.
ISBN13
9783031006067
Edition No.
1

Multi-Core Cache Hierarchies

Naveen Muralimanohar (Author) · Rajeev Balasubramonian (Author) · Norman P. Jouppi (Author) · Springer · Paperback

Multi-Core Cache Hierarchies - Balasubramonian, Rajeev ; Jouppi, Norman P. ; Muralimanohar, Naveen

New Book

£ 38.56

£ 42.84

You save: £ 4.28

10% discount
  • Condition: New
It will be shipped from our warehouse between Wednesday, May 29 and Monday, June 03.
You will receive it anywhere in United Kingdom between 1 and 3 business days after shipment.

Synopsis "Multi-Core Cache Hierarchies"

A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher bandwidth demands on the memory system. All these issues make it important to avoid off-chip memory access by improving the efficiency of the on-chip cache. Future multi-core processors will have many large cache banks connected by a network and shared by many cores. Hence, many important problems must be solved: cache resources must be allocated across many cores, data must be placed in cache banks that are near the accessing core, and the most important data must be identified for retention. Finally, difficulties in scaling existing technologies require adapting to and exploiting new technology constraints. The book attempts a synthesis of recent cache research that has focused on innovations for multi-core processors. It is an excellent starting point for early-stage graduate students, researchers, and practitioners who wish to understand the landscape of recent cache research. The book is suitable as a reference for advanced computer architecture classes as well as for experienced researchers and VLSI engineers. Table of Contents: Basic Elements of Large Cache Design / Organizing Data in CMP Last Level Caches / Policies Impacting Cache Hit Rates / Interconnection Networks within Large Caches / Technology / Concluding Remarks

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

All books in our catalog are Original.
The book is written in English.
The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews