Millions of books in English, Spanish and other languages. Free UK delivery 

menu

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada system-on-chip test architectures,nanometer design for testability
Type
Physical Book
Pages
856
Weight
4
ISBN
012373973X
ISBN13
9780123739735

system-on-chip test architectures,nanometer design for testability

Laung-Terng (Edt) Wang (Author) · elsevier science ltd · Physical Book

system-on-chip test architectures,nanometer design for testability - laung-terng (edt) wang

Physical Book

£ 55.79

£ 61.99

You save: £ 6.20

10% discount
  • Condition: New
It will be shipped from our warehouse between Wednesday, June 12 and Monday, June 17.
You will receive it anywhere in United Kingdom between 1 and 3 business days after shipment.

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

All books in our catalog are Original.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews